Clock gating
Technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)
In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit.
Nº Q590170 ★★
Uncommon · Knowledge
Clock gating
Technique used in synchronous circuits for reducing dynamic power dissipation, by adding more logic to a circuit to prune the clock tree (disabling portions of the circuitry so that the flip-flops in them do not have to switch states)
In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit.
Last price
—
Floor price
—
7-day median
—
30-day sales
0
30-day range
—
In circulation
0
Price history
median
low – high
sales
No sales in this period
Show table
| Date | median | Low | High | sales |
|---|
Sales history
- Last sale
- —
- 30-day average
- —
- 30-day low
- —
- 30-day high
- —
- Sales 7d
- 0
- Sales 30d
- 0
No sales yet.
Anonymous sales: no buyer or seller shown. Figures count player-to-player sales only.
From Wikipedia
In computer architecture, clock gating is a popular power management technique used in many synchronous circuits for reducing dynamic power dissipation (a significant source of power dissipation in digital designs), by removing the clock signal when the circuit, or a subpart of it, is idle. Clock gating saves power by pruning part of the clock tree distribution, at the cost of adding more logic to a circuit. Pruning the clock turns off portions of the circuitry so that the flip-flops in them do not switch state, as switching the state consumes power. When not switched, the switching power consumption is reduced. This technique is particularly effective in systems with significant idle time or predictable periods of inactivity within specific modules.
Text: Wikipédia, CC BY-SA 4.0. · Image: Shinaimm (CC BY-SA 4.0) ·
Related cards
-
R
Running out the clock
Sports strategy related to clock management
Nº Q7806622 ★★
Not listed
-
C
Circuit (computer science)
Model of computation
Nº Q5121567 ★★
Not listed
-
Flip-flop (electronics)
Circuit that has two stable states and can be used to store state information
Nº Q183406 ★★★★
Not listed
-
Controlled NOT gate
Quantum logic gate that operates on 2 qubits, flipping the second qubit if and only if the first qubit is 1
Nº Q917713 ★
Not listed
-
Field-programmable gate array
Integrated circuit designed to be configured by a customer or a designer after manufacturing
Nº Q190411 ★★★
Not listed
-
E
Exponentiation by squaring
Algorithm
Nº Q864127 ★★
Not listed