Load–store architecture
Type of instruction set architecture
In computer engineering, a load–store architecture (or a register–register architecture) is an instruction set architecture that divides instructions into two categories: memory access (load and store between memory and registers) and ALU operations (which only occur between registers). Some RISC architectures such as PowerPC, SPARC, RISC-V, ARM, and MIPS are load–store architectures.
Nº Q6663274 ★
Common · Literature
Load–store architecture
Type of instruction set architecture
In computer engineering, a load–store architecture (or a register–register architecture) is an instruction set architecture that divides instructions into two categories: memory access (load and store between memory and registers) and ALU operations (which only occur between registers). Some RISC architectures such as PowerPC, SPARC, RISC-V, ARM, and MIPS are load–store architectures.
From Wikipedia
In computer engineering, a load–store architecture (or a register–register architecture) is an instruction set architecture that divides instructions into two categories: memory access (load and store between memory and registers) and ALU operations (which only occur between registers). Some RISC architectures such as PowerPC, SPARC, RISC-V, ARM, and MIPS are load–store architectures. For instance, in a load–store approach, both the operands and the destination for an ADD operation must be in registers. This differs from a register–memory architecture (for example, a CISC instruction set architecture such as x86) in which one of the operands for the ADD operation may be in memory while the other is in a register. The earliest example of a load–store architecture was the CDC 6600. Almost all vector processors (including many GPUs) use the load–store approach.
Text: Wikipédia, CC BY-SA 4.0. ·
Related cards
-
Reduced instruction set computer
Processor executing one instruction in minimal clock cycles
Nº Q189376 ★★★
Not listed
-
ARM architecture family
Family of RISC-based computer architectures
Nº Q16980 ★★★★
Not listed
-
SPARC
RISC instruction set architecture
Nº Q273190 ★★
Not listed
-
Von Neumann architecture
Computer architecture using a common memory bus and address space for instructions and data
Nº Q189088 ★★★★
Not listed
-
Complex instruction set computer
Computer architecture predating or contrasting with reduced instruction set computer (RISC)
Nº Q189120 ★★
Not listed
-
Harvard architecture
Computer architecture where code and data each have a separate bus
Nº Q641044 ★★
Not listed