Common · Knowledge
Tomasulo's algorithm
Computer architecture hardware algorithm
Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out-of-order execution and enables more efficient use of multiple execution units. It was developed by Robert Tomasulo at IBM in 1967 and was first implemented in the IBM System/360 Model 91's floating-point unit.
From Wikipedia
Tomasulo's algorithm is a computer architecture hardware algorithm for dynamic scheduling of instructions that allows out-of-order execution and enables more efficient use of multiple execution units. It was developed by Robert Tomasulo at IBM in 1967 and was first implemented in the IBM System/360 Model 91's floating-point unit. The major innovations of Tomasulo's algorithm include register renaming in hardware, reservation stations for all execution units, and a common data bus (CDB) on which computed values broadcast to all reservation stations that may need them. These developments allow for improved parallel execution of instructions that would otherwise stall under the use of scoreboarding or other earlier algorithms. Robert Tomasulo received the Eckert–Mauchly Award in 1997 for his work on the algorithm.
Text: Wikipédia, CC BY-SA 4.0. ·
Related cards
-
★
RANDU
Pseudorandom number generator
-
A★
Automata-based programming
Programming paradigm centred around finite state machines
-
★★
Round-robin scheduling
Algorithm employed by process and network schedulers in computing
-
F★
Flynn's taxonomy
Classification of computer architectures
-
★★★★
TempleOS
Operating system
-
D★
Deutsch–Jozsa algorithm
Quantum algorithm
-
★
Las Vegas algorithm
Randomized algorithm guaranteed to eventually produce correct or optimal results
-
★
Template method pattern
Behavioral design pattern in object-oriented programming which defines the high-level skeleton of an operation to be implemented by helper methods
-
★★★★
Von Neumann architecture
Computer architecture using a common memory bus and address space for instructions and data
-
L★
Load–store architecture
Type of instruction set architecture
-
★★★
Reduced instruction set computer
Processor executing one instruction in minimal clock cycles
-
★★★
Simplex algorithm
Algorithm
-
S★★
Super-seeding
BitTorrent uploading algorithm
-
★★★★
ARM architecture family
Family of RISC-based computer architectures
-
★★★
Bubble sort
Simple sorting algorithm
-
C★
Cycles per instruction
The average number of clock cycles per instruction
-
★★★
D'Hondt method
Method for allocating seats in parliaments
-
★
Instruction pipelining
Method of improving instruction-level parallelism